

1 / 3




FIG. 1

2 / 3




FIG. 2




FIG. 3

3 / 3




FIG. 4




FIG. 5

```
S1;      la  rA, 0x60000001
S2;      sw  rA, R0
S3;      la  rA, 0x60000000
S4; Loop : sw  r0, rA
S5;      addi rA, rA, 4
S6;      addi Rc, Rc, -1
S7;      bne  Rc, $0, Loop
```

FIG. 6